

Running the Architectural Compatibility Tests on your Model

By: Neel Gala & S Pawan Kumar InCore Semiconductors Pvt. Ltd.



@incoresemi


Prerequisite

- Targeted at test engineers/verification engineers
- Basic RISC-V assembly Knowledge
- Basic RTL implementation Knowledge
- Basic Python Knowledge

ACT: What, Why and When?

- Definition of ACT : Architectural Compatibility Tests
 - Used to test whether the designers interpreted and implemented the specification correctly.
 - Minimal positive testing to provide confidence in correctness of implementation
 - No negative testing.
 - Reason: Undefined behavior in most cases when some aspect is not implemented.
 - Does not mean that alternative behaviors are not tested. Example: misaligned memory accesses.
 - Signature based
 - Memory region to be dumped out at the end of each test and to be compared with the same generated by the reference (RISCV SAIL Model)
- ACT is not a substitute for DV
- Necessary for branding (Self certification).
- Ideally after verification
 - Potentially used as litmus during design

Note: The tests can be run at any point in the design-verification pipeline provided the environment has the necessary features to support it.



ACT Suite - https://github.com/riscv-non-isa/riscv-arch-test


Assumptions of ACT tests

- Ability to use a custom trap handler
 - XTVEC writable to point to any 64B aligned region
 - Region pointed to by xtvec has read/write/execute permissions
- PMA Assumptions of current suite(minimum required)

	R/W	Xeq
Code	(4B)	Req
Data	1B,2B,4B,(8B)	-
Signature	1B,2B,4B,(8B)	-

- () : Dependent on ISA Configuration
- : Don't care
- N/A : Not Applicable;lack of tests
- Support exists only for implementations with homogenous behavior on misaligned accesses currently
- RVWMO memory model

ACT Structure



Owing to the configurable nature of the tests a framework/tool is required to select relevant tests and test-cases for a DUT - **<u>RISCOF</u>**

Necessary Tools

- Toolchain
 - riscv-gnu-toolchain for the reference
 - Custom allowed for the dut
- SAIL Reference Model for RISCV
- RISCOF as a python package
 - Requires Python 3.6.0+


RISC-V GNU Toolchain - <u>https://github.com/riscv-collab/riscv-gnu-toolchain</u> RISCV SAIL Model - <u>https://github.com/riscv/sail-riscv</u> RISCOF Quickstart - <u>https://riscof.readthedocs.io/en/stable/installation.html</u>

Frequently Encountered Issues during installation*

- Requires sudo access to install various dependencies for toolchain binaries and SAIL model
- RHEL based systems
 - Z3 solver required by SAIL is not available as a standard package
 - Opam is not available as a standard package.
- Older python versions in the distro
- Scripts to automate installing all dependencies (<u>link</u>)*
 - Scripts which require sudo access install_scripts/<distro>/sudo_<script_func>.sh
- SAIL is available as a docker container
 - Plugin for SAIL can use this to generate reference signatures
 - Get container using: docker pull registry.gitlab.com/incoresemi/docker-images/compliance

* - Courtesy Marc Karasek, InspireSemi, Inc

RISCOF: Overview



RISCV-CONFIG Documentation - https://riscv-config.readthedocs.io/

RISCOF: Dbgen & Testlist*

dbgen
Generate the database of tests for the given suite > riscof gendbsuite ./riscv-arch-test/env ./riscv-arch-test/riscv-test-suite/env/work-dir ./work
<pre>> tree -L 1 ./work</pre>
└── database.yaml◀─── Database yaml
testlist Generate the testlist for the current DUT configuration
<pre>> riscof testlistsuite ./riscv-arch-test/env ./riscv-arch-test/riscv-test-suite/env/work-dir</pre>
./work
> tree -L 1 ./work/
├── database.yaml
riscv-test-suite
└── test_list.yaml ←── Filtered list of tests for the given configuration
testdut_isa_checked.yaml
testdut_isa_checked.yamt Checked configuration files

Database Generation - <u>https://riscof.readthedocs.io/en/stable/commands.html#gendb</u> Test List Generation - <u>https://riscof.readthedocs.io/en/stable/commands.html#testlist</u>

* - Discussed in detail in upcoming slides

RISCOF: Run

Run tests using a custom Run tests on reference model database file on the reference only model run > riscof run --suite ./riscv-arch-test/ --env ./riscv-arch-test/riscv-test-suite/env/ --work-dir ./work --dbfile ./work/database.yaml --no-dut-run > riscof run --suite ./riscv-arch-test/ --env ./riscv-arch-test/riscv-test-suite/env/ --work-dir ./work --no-dutrun > riscof run --suite ./riscv-arch-test/ --env ./riscv-arch-test/riscv-test-suite/env/ --work-dir ./work --testfile ./work/test_list.yaml --no-dut-run - Run the tests on the reference model using an existing testlist > tree -L 1 ./work - Makefile.Reference-sail c simulator ----- Makefile from reference model database.vaml riscv-test-suite/ testdut isa checked.yaml testdut platform checked.yaml └── test list.yaml

Run Command - https://riscof.readthedocs.io/en/stable/commands.html#run

RISCOF: Run


Run the tests on both the DUT and implementation and compare signatures

- > riscof run --suite ./riscv-arch-test/ --env ./riscv-arch-test/riscv-test-suite/env/ --work-dir ./work
- > tree -L 1 ./work
- Makefile.Reference-sail_c_simulator
- 🛏 database.yaml
- ├── riscv-test-suite/
- testdut_isa_checked.yaml
- testdut_platform_checked.yaml
- └── test_list.yaml

Run Command - https://riscof.readthedocs.io/en/stable/commands.html#run

Recommended Test Harness


- Recommendations for testing environment
 - Test in RTL simulation with minimal additional modules.
 - HART + memory + Signature dumping
 - Tests target only the core and not the platform
 - Some platform features influence tests
 - Misaligned memory access
 - PMA of different regions
- **Disclaimer:** As long as the minimum requirements are met, it can be run in any environment but the tests are crafted with the above scenario in mind.



Test Harness Requirements

- Physical Memory Attributes (PMAs)
- Minimum memory requirements per section
 - Total 1.14 GB (approx) (reduce to 21MB in future)
 - Code 1.132 GB (jump tests) (reduce to 16MB in future)
 - Data 2.3 MB
 - Sig 1.6 MB
- Ability to dump memory region designated as signature
 - Bounded by rvtest_sig_begin and rvtest_sig_end labels
 - Output format should have 4 Bytes per line in little endian format.

Harness example: Chromite signature plugin



- Memory Mapped @ (0x20000)
- Non synthesizable module
- Uses Language file I/O constructs(fwrite) to dump

	R	ISC-V	ASM Code
1 s	im_e	end:	
2	fer	nce;	
3	li	t6,	0x20000;
4	la	t5,	<pre>begin_signature;</pre>
5	sw	t5,	0(t6);
6	la	t5,	<pre>end_signature;</pre>
7	sw	t5,	<mark>8</mark> (t6);
8	sw	t5,	12(t6);

Exit	End Addr	Start Addr	0x20000
95	64 63	32 31	o


RISCOF Plugin for Chromite - <u>https://gitlab.com/incoresemi/riscof-plugins/-/tree/master/chromite</u>

Chromite Implementation - http://core-generators.pages.incoresemi.com/chromite/

Signature Dump module - https://gitlab.incoresemi.com/core-generators/chromite/-/blob/master/test_soc/sign_dump.bsv

©InCore Semiconductors, 2022

Harness Example: Signature Dump on SERV*



- Sim Only behavior
 - Redirects writes to 0x8XXXXXX into files
 - A write to 0x9XXXXXX halts sim
- Non synthesizable Code
- Uses Language file I/O constructs(fwrite) to dump the ascii character


Pseudocode for halt 1 la a0, begin_signature; 2 la a1, end_signature; 3 li a2, 0x80000000; 4 while(a0 < a1){ 5 convert byte in mem(a0) to hex ascii chars(a3) 6 sw a3, 0(a2); addi a0,a0,1; } 7 lui a0,0x9000000>>12; 8 sw a3,0(a0);

- <u>NEORV32</u> uses a sim <u>only UART</u> to achieve the same results.
- Similar pseudocode for halt.
- More information <u>NEORV32 Plugin</u>


RISCOF Plugin for SERV - <u>https://github.com/Abdulwadoodd/serv/blob/main/verif/plugin-serv/riscof_serv.py</u> SERV Implementation - <u>https://github.com/olofk/serv</u> Signature Dump Logic - <u>https://github.com/olofk/serv/blob/main/servant/servant_mux.v</u>


* - Ported by Abdul Wadoodd (10x Engineers)

Harness Example: Ibex*



- riscv_testutil: Memory mapped @ 0x82000000
- Non synthesizable Code
- Uses Language IO constructs(display) followed by shell commands (grep, sed) to dump the signature






* - Courtesy of Abdul Wadoodd (10x Engineers)

Plugin for Ibex - https://github.com/Abdulwadoodd/ibex/tree/compliance/dv/riscv_compliance

DUT: Testing Environment




DUT: Model specific Macros

- Purpose
 - Define model specific behaviors for various operations required by the tests
 - Compile tests to run on the DUT based on its configuration
- RVMODEL_BOOT
 - Entry label points to the start of this macro
 - Contains the code for the booting process
 - Entirely model specific Can be empty
 - Any sort of initialisation routine can be implemented here
 - CSRs at reset state
 - RISCV-ISA-SIM and SAIL define this as an empty macro
 - Trap handler requirements
 - If xTVEC not writable: Region pointed to by xTVEC has read/write/execute permissions

Macro documentation - https://github.com/riscv-non-isa/riscv-arch-test/blob/main/spec/TestFormatSpec.adoc#432-required-model-defined-macros

DUT: Model Specific Macros




Model header file for RISCV-ISA-SIM - https://gitlab.com/incoresemi/riscof-plugins/-/blob/master/spike_parallel/env/model_test.h

DUT: Model Specific Macros

RVMODEL_HALT


- Before entry to this macro the state is restored to what the RVMODEL_BOOT requires (sticky states are not restored)
- Test jumps to this location with an expectation to end the sim/run at any point.
- Perform any necessary operations such as IO to dump signature
- Halt/Terminate at the end
 - Model specific halt sequence



Model header file for RISCV-ISA-SIM - https://gitlab.com/incoresemi/riscof-plugins/-/blob/master/spike_parallel/env/model_test.h

DUT: Linker script

- Map sections to memory locations with appropriate PMAs
- Entry point should be set to "rvtest_entry_point"



Linker file for RISCV-ISA-SIM - https://gitlab.com/incoresemi/riscof-plugins/-/blob/master/spike_parallel/env/link.ld

DUT: RISCOF Plugin Template

Rename to match input in config.ini and name the python file as riscof_<dutname>.py

Plugin	Plugin
<pre>1 from riscof.pluginTemplate import pluginTemplate</pre>	<pre>1 def build(self, isa_yaml, platform_yaml):</pre>
<pre>2 class dutname(pluginTemplate):</pre>	2 """
<pre>3model = <name_of_dut></name_of_dut></pre>	3 :param isa_yaml: Path to the checked isa specs yaml.
<pre>4version_ = <version_number></version_number></pre>	<pre>4 :param platform_yaml: Path to the checked platform specs yaml.</pre>
5	5 """
6 def init (self, *args, **kwargs):	6 // Configure run commands and other necessary options based
7 sclass = super(). init (*args, **kwargs)	7 // on input yamls
8 <your code="" plugin=""></your>	
9 return sclass	<pre>9 def runTests(self, testlist):</pre>
10	10 """ Use the model to run the tests and produce signatures.
<pre>11 def initialise(self, suite, workdir, env):</pre>	11 The signature files generated should be
12 11 12 111	12 named-*self.name[:-1]+".signature"*.
	13 :param testlist: A dictionary of tests and
	14 other information about them(like macros,work_dir and isa).
14 :param workdir: The absolute path to the work directory.	15 """
15 :param env: The directory containing the header files.	16 // Compile and run the tests on your model
16 '''	17 // At the end of this function signature files should
17 // Initialise any local variables needed and store the arguments	18 // be present in the appropriate test directory

Examples of RISCOF Plugins - https://gitlab.com/incoresemi/riscof-plugins/

DUT: Plugin Functions

Configure spike based on input Checked Configuration Files


s		
		node passed in Setup paths to the yaml files.
	ini fi	le (can be defined statically)
1	der	init(self, *args, **kwargs):
2		config = kwargs.get('config')
3		<pre>self.dut_exe = "spike"</pre>
4		<pre>self.isa_spec = abspath(config['ispec'])</pre>
5		<pre>self.platform_spec = abspath(config['pspec'])</pre>
6		<pre>self.pluginpath = abspath(config['pluginpath'])</pre>
7		
8	def	<pre>initialise(self, suite, work_dir, archtest_env):</pre>
9		self.work_dir = work_dir
10		<pre>self.compile_cmd = 'riscv{1}-unknown-elf-gcc \</pre>
11		-march={0} -static -mcmodel=medany \
12		-fvisibility=hidden -nostdlib -nostartfiles \
13		-T '+self.pluginpath+'/env/link.ld \
14		-I '+self.pluginpath+'/env/ -I '+ archtest_env
28		
De	/ fine Co	mpile Command
	1.	inker file for the implementation
	L.	
		Directory with the implementation header files

	1 def	<pre>build(self, isa_yaml, platform_yaml):</pre>
	2	<pre>ispec = utils.load_yaml(isa_yaml)['hart0']</pre>
	3	<pre>self.xlen = str(max(spec['supported_xlen']))</pre>
	4	<pre>self.isa = 'rv' + self.xlen</pre>
	5	if "64I" in ispec["ISA"]:
	6	self.compile_cmd = λ
	7	self.compile_cmd+' -mabi='+'lp64 '
	8	<pre>elif "64E" in ispec["ISA"]:</pre>
	9	self.compile_cmd = λ
	10	self.compile_cmd+' -mabi='+'lp64e '
	11	<pre>elif "32I" in ispec["ISA"]:</pre>
	12	self.compile_cmd = λ
	13	self.compile_cmd+' -mabi='+'ilp32 '
	14	<pre>elif "32E" in ispec["ISA"]:</pre>
	15	self.compile_cmd = λ
	16	self.compile_cmd+' -mabi='+'ilp32e '
	17	if "I" in ispec["ISA"]:
	18	self.isa += 'i'
	19	if "M" in ispec["ISA"]:
	20	self.isa += 'm'
	21	if "C" in ispec["ISA"]:
	22	self.isa += 'C'
1		

Plugin file for RISCV-ISA-SIM - https://gitlab.com/incoresemi/riscof-plugins/-/blob/master/spike_parallel/riscof_spike_parallel.py


DUT: Plugin Run Function

Entries in the database file have the same keys at the root level




Test List Format - https://riscof.readthedocs.io/en/stable/testlist.html

DUT: Plugin Run Function



DUT: Alternate method to execute commands



- No difference as long as signature files are present at the correct location
- simple subprocess call to execute the command.
 - shellCommand utility to ease running shell commands as a subprocess.



 SAIL plugin supports reference signature generation via docker images (<u>link</u>)

DUT: Debugging Tests.

- Test Features for easier debugging
 - Each instance in the test is preceded by a label.
 - Use execution log and disassembly to correlate.




Disassembly				
10	0000000800003	c8 <inst_4>:</inst_4>		
2	800003c8:	e00007b7	lui a5	,0xe0000
3	800003cc:	fff7879b	addiw	a5,a5,-1
4	800003d0:	03f79513	slli	a0,a5, <mark>0x3f</mark>
5	800003d4:	<mark>02</mark> a1b023	sd a0	<mark>, 32 (</mark> gp)

DUT: Debugging Tests

- How to Run a single test using riscof
 - Edit the dbfile generated to contain only the node corresponding to the test and pass to riscof using –dbfile argument & –no-clean
 - Edit the testlist generated to contain only the node corresponding to the test and pass to riscof using –testlist argument & –no-clean
 - Isolate the test in a separate directory and use that as argument to suite
 - Edit test source file to include only the faulting instance (not recommended).
 - Identify faulty instance by looking at the disassembly (contains labels which show which test failed).
- How to Run a single test(if using makefiles)

DUT: Debugging Tests

- Pitfall: Danger of an infinite trap loop or worse
- Enabling trap handler for the test
 - Add and initialise a default trap handler in RVMODEL_BOOT
 - Might need to include zicsr in the ISA while compiling the tests depending on the toolchain



Future of Architectural Testing Ecosystem

- Arch-test: CSR tests
- Arch-test: CLINT tests
- Arch-test: Memory Model tests
- RISCOF: Ability to extract labels of the test instance which failed using the elf and signature files.
- Tools/Interfaces for Async interrupt testing

Takeaways

- Brief overview of ACT
- Understanding about riscof
- Getting the DUT ready for testing
 - Signature Dumping mechanism
- Running ACT on DUT using riscof
- Getting the testing environment ready
 - RISCOF Plugin
 - Model Specific Macros
 - Linker File
- Debugging strategies

For any feedback/questions, please file issues on github(suite, framework)

Questions?

Additional Resources

- Test Suite (link)
- Test Format Specification (<u>link</u>)
- Setup Environment for using riscof (<u>link</u>)
- Installation instructions for reference model (<u>link</u>)
- Using reference model via docker(<u>link</u>)
- Running Architectural Tests on Spike as DUT (link)
- Guide to writing riscof plugins for a DUT (<u>link</u>)
- Example plugins for various hardware cores & simulators (link)

Examples of nuances between ACT and DV.

- F Extension
 - DV: Check result is correct for all possible QNaN values
 - ACT
 - Check result for all classes of floating point inputs(NaN, 0, inf)
 - Nan-Boxing of lesser width results in presence of D extension
 - Check NaN propagation
- SV48 Virtualisation scheme
 - DV: Test whether translation works for all VA to PA mappings
 - ACT: Test whether translation works for a mapping from VA to PA where all VPN != PPN